IERUS TECHNOLOGIES INC — Department of Defense SBIR Phase II: A20-080

Description

Modern missile systems require tremendous amounts of signal and information processing using constrained resources in an extreme environment.  Multi-spectral sensors, high-bandwidth communications, and supersonic flight control demand significant processing power, while space and weight constraints limit available power and heat dissipation. It is uncertain that conventional Digital Signal Processing (DSP) approaches can provide the increased performance required in next generation missile systems.  To meet this need, alternatives to conventional, power-hungry digital processing approaches are desired. The effort proposed here continues the investigations and implementation  of a promising novel approach in continuous-time digital signal processing (CTDSP), which achieves similar or improved performance while potentially offering a significant decrease in power and heat dissipation requirements.  These algorithms have been implemented on reconfigurable hardware, field programmable gate arrays (FPGAs) to enable the flexible design of future systems.  During the phase II effort, the development team will advance the Phase I results by refining the developed CTDSP blocks and design methodologies in order to create robust architectures to operate across an abundance of FPGAs and application scenarios. Throughout this refinement, the team will continue to develop practical implementation and parameter recommendations that fall for flexible integration based on user needs.